Jpn. J. Appl. Phys. 48 (2009) 054501 (3 pages)  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (131K)| |Buy This Article|

Optimum Body Bias Constraints for Leakage Reduction in High-k Complementary Metal–Oxide–Semiconductor Circuits

Pradeep Kumar Chawda, Bulusu Anand, and V. Ramgopal Rao

(Received September 21, 2004; accepted November 22, 2004; published online May 20, 2009)

A significantly increased subthreshold leakage is observed in devices with high-k gate dielectric due to gate fringing field effects. Further, the drain to body band-to-band tunnelling leakage (BTBT) current also increases with the value of dielectric constant (k), particularly for high-k p-channel metal–oxide–semiconductor field-effect transistors (p-MOSFETs). We show that this increase with k is due to a gate-to-drain fringing field induced increase in the local electric field, across the gate overlap region of drain junction. Due to these reasons, the circuit technique of applying an optimum body bias to minimize the total leakage, is least effective in high-k p-MOSFETs. Our results also show that, because of the degraded subthreshold characteristics in high-k MOSFETs, the effectiveness of body bias in controlling the gate leakage is further reduced for scaled CMOS technologies employing high-k gate dielectric.

URL: http://jjap.ipap.jp/link?JJAP/48/054501/
DOI: 10.1143/JJAP.48.054501

References

1. N. R. Mohapatra, M. P. Desai, S. G. Narendra, and V. R. Rao: IEEE Trans. Electron Devices 49 (2002) 826[CrossRef].
2. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand: Proc. IEEE 91 (2003) 305.
3. S. Mukhopadhyay, H. Mahmoodi-Meimand, C. Neau, and K. Roy: Proc. Int. Symp. VLSI Technology Systems and Applications, 2003, p. 311.
4. N. R. Mohapatra, M. P. Desai, and V. R. Rao: Proc. Int. Conf. VLSI Design, 2003, p. 99.
5. N. R. Mohapatra, A. Dutta, M. P. Desai, and V. R. Rao: Proc. Int. Conf. VLSI Design, 2001, p. 479.
6. H. Watanabe, K. Matsuzawa, and S. Takagi: IEEE Trans. Electron Devices 50 (2003) 1779[CrossRef].
7. A. Keshavarzi, S. Narendra, S. Borkar, C. Hawkins, K. Roy, and V. De: Proc. Int. Symp. Low Power Electronics and Design, 1999, p. 252.